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Abstract 
 
The thesis titled “MP3 Hardware Audio decoder” describes about the hardware and software 
resources for decoding the MPEG1 bitstream. The dual architecture model in the hardware 
with instruction set tailored for audio decoding helps to reduce number of cycles and 
memory. The coding was done in assembly and testing was carried out in “model Sim”, with 
compliance bit streams for correctness of decoder.  
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Chapter-1 
Introduction 
 
1.1 Introduction 
 
The digital audio has essentially replaced the analog audio, because digital audio has better 
preservation, cheaper distribution and various audio processing techniques in digital 
representation. The most common format for representation of digital audio is the Pulse Code 
Modulation [1]. PCM samples the audio signals at a fixed rate with fixed number of bits for 
the sampled value. The “audio CD quality” which means PCM samples sampled at 44.1 KHz 
for stereo signals (2 channels) with 16 bits. To play an audio for 4 minutes with “audio CD 
quality” requires over 40MB ((4*60*)*(2)*(44.1 k)*(16)) (time*channels*sample rate*bits to 
represent) for storing which is a huge. The Bitrate (BR) for sending the CD quality audio is 
1.3 Mbps which is also huge. Therefore to store the digital audio with minimum space and to 
transmit over internet with small BR audio compression technology is most vital.  
1.2 MPEG  
 
A working group within the ISO referred to as Moving Pictures Expert Group (MPEG), 
developed a standard that contained several techniques for both audio and video compression. 
Among these standards ISO/IEC 11172 [2], usually called as MPEG1, was first developed in 
the year 1993. This standard contains 4 parts namely Systems (11172-1), Video (11172-2), 
Audio (11172-3) and Compliance Testing (11172-4). MPEG developed more standards like 
MPEG2 (ISO/IEC 13818), MPEG4 (ISO/IEC 14496), etc after the MPEG1. 
The MPEG1 is usually preferred when only
on compression and complexity as shown 
complex of all three layers [3]. This layer
 Complexity  
 
 Table 1.1 
 and Compression table audio is needed and consists of three levels based 
in Table 1.1. The Layer III is most efficient and 
 is normally referred as MP3. The present thesis 
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uses the ISO/IEC 11172-3 called MPEG1 audio part for developing the assembly code and 
11172-4 for testing with compliance streams.  
1.3 Goal of the thesis 
 
The main goal of the thesis is to implement MPEG1 audio decoder on MP3 Hardware.  
 
1.4 Background Literature survey 
 
The Fig.1.1 illustrates the basic structure of an audio decoder. Bitstream data is fed into the 
 
 
Fig.1.1 Sketch of the basic structure of a decoder 
  
decoder. Frame unpacking [2] block recovers various pieces of information like side 
information, scalefactors, Huffman, etc. The reconstruction block reconstructs the quantized 
version of the set of mapped samples (frequency samples). The inverse mapping transforms 
the samples back into uniform PCM.  
Among three blocks the frame unpacking block requires more logical operations and the 
other two blocks have more math operations. Many previous hardware decoders concentrated 
to reduce match operations with different algorithms and architecture models for saving 
power. In this thesis a hardware model with dual architecture core [4], operating on shared 
memory, reduces the consumption of power and occupies lesser space in the chip. The most 
of logical operations of frame unpacking block are performed by Bit Processing Unit (BPU) 
and mathematical operations like dequantization, synthesis filtering, etc. by Arithmetical Unit 
(AU).  
1.5 Thesis Contribution  
   
The Thesis mainly helps how to develop the project through “Development life cycle”, 
Memory Optimization and cycle reduction techniques in hardware and the main steps in 
coding and decoding of MPEG1 bitstream. 
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1.6 Thesis Outline       
 
Following this introduction the remaining part of thesis is organized as under: 
Chapter 2 gives brief overview MPEG theory. Chapter 3 gives brief overview of MPEG 
decoding process. Chapter 4 discusses the hardware architecture model and typical operation 
of decoding process. Chapter 5 discusses about the project development through 
“Development Life Cycle” and Programming. Chapter6 discusses about the test procedure, 
test platform and about the test results. Chapter 7 summarizes the work done in the thesis. 
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Chapter-2 
MPEG Theory 
2.1 Introduction 
This chapter discusses main points about MPEG. The main points that are discussed in this 
chapter are the compression of audio data, freedom of implementation in encoder, Bitrate, 
sampling frequency, channel modes, analysis filter bank, MDCT and FFT. 
2.2 Compression of audio data 
Since MP3 is a perceptual codec it takes advantage of the human system to filter unnecessary 
information. Perceptual coding is a lossy process and therefore it is not possible to regain this 
information when decompressing. This is fully acceptable since the filtered audio data cannot 
be perceptible to us anyway. There is no point in dealing with inaudible sounds. Each human 
critical band is approximated by scalefactor bands. For every scalefactor band a masking 
threshold is calculated. Depending on the threshold the scalefactor bands are scaled with a 
suited scalefactor to reduce quantization noise caused by a later quantization of the frequency 
lines contained in each band. But merely lossless compression will not be efficient enough. 
For further compression the Layer III part of the MPEG-1 standard applies Huffman Coding. 
As the codec is rather complex there are additional steps to trim the compression.  
2.3 Freedom of Implementation 
 
The MP3 specification (ISO 11172-3) defines how the encoded/decoded bitstream should be 
structured/interpreted. The output of an encoder developed according to this specification will 
be recognizable to any MP3 decoder and vice versa. This is of course necessary for it to be a 
standard specification. But the specification does not exactly specify the steps of how to 
encode an uncompressed stream to a coded bitstream. This means that the encoders can 
function quite differently and still produce a compliant to the standard. It is up to the 
developer to decide how to implement certain parts of the encoder.  
                                                                    For instance, it is not specified how to deal with 
the frequencies over 16 kHz. Since it is quite hard to detect audio signals in that spectrum a 
developer might choose to discard these frequencies, which will leave bits available to 
encode more audible signals. 
                                                             Two important aspects when developing an encoder are 
speed and quality. Unfortunately, the implementations given by the standard do not always 
apply the most efficient algorithms. This leads to huge differences in the operating speed of 
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various encoders. The quality of the output may also vary depending on the encoder. 
Regarding the decoding, all transformations needed to produce the PCM samples are defined. 
However, details for some parts are missing and the emphasis lies on the interpretation of the 
encoded bitstream, without using the most efficient algorithms in some cases. This freedom 
of implementation given by the MPEG-1 standard should be carefully considered in order to 
find a good application solution. It is also important to always optimize the encoding and 
decoding procedures since they are not optimized in the standard definition.  
2.4 Bitrate 
The bitrate is a user option that has to be set prior to encoding. It will inform the encoder of 
the amount of data allowed to be stored for every second of uncompressed audio. This gives 
the user the opportunity to choose the quality of the encoded stream. The Layer III standard 
defines bitrates from 8 kbit/s up to 320 kbit/s, default is usually 128 kbit/s. A higher bitrate 
implies that the samples will be measured more precisely giving an improved audio 
resolution. Note that a stereo file with a certain bitrate divides the bitrate between the two 
channels, allocating a larger portion of the bitrate to the channel which for the moment is 
more complex. The standard specifies two different types of bitrates; Constant Bitrate (CBR) 
and Variable Bitrate (VBR). When encoding using CBR (usually default) every part of a 
song is encoded with the same amount of bits. But most songs will vary in complexity. Some 
parts might use a lot of different instruments and effects while other parts are more simply 
composed. CBR encoding causes the complex parts of a song, which require more bits, to be 
encoded using the same amount of bits as the simple parts, which require less bits. VBR is a 
solution to this problem allowing the bitrate to vary depending on the dynamics of the signal. 
Using VBR makes it possible for the encoder to encode frames using different bitrates. The 
quality is set using a threshold specified by the user to inform the encoder of the maximum 
bitrate allowed. Unfortunately there are some drawbacks of using VBR. Firstly, VBR might 
cause timing difficulties for some decoders, i.e. the MP3 player might display incorrect 
timing information or non at all. Secondly, CBR is often required for broadcasting, which 
initially was an important purpose of the MP3 format. 
2.5 Sampling frequency 
The audio resolution is mainly depending on the sampling frequency, which can be defined 
as the number of times per second the signal is stored. A high bitrate will give a better 
precision of a sampled value whereas a high sampling frequency gives the ability to store 
more values, which in turn gives a broader frequency spectrum. MPEG-1 defines audio 
compression at 32 kHz, 44.1 kHz and 48 kHz. 
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2.6 Channel Modes 
There are four different channel modes defined: 
- Single Channel 
- Dual Channel (channels are encoded independently of each other) 
- Stereo 
- Joint Stereo 
Dual channel files are made of two independent mono channels. Each one uses exactly half 
the bitrate of the file. Most decoders output them as stereo, but it might not always be the 
case. One example of use would be some speech in two different languages carried in the 
same bitstream, and then an appropriate decoder would decode only the chosen language. 
2.6.1 Joint Stereo 
The Joint Stereo mode considers the redundancy between left and right channels to optimize 
coding. There are two techniques here; middle/side stereo (MS stereo) and Intensity Stereo. 
MS stereo is useful when two channels are highly correlated. The left and right channels are 
transmitted as the sum and difference of the two channels, respectively. Since the two 
channels are reasonably alike most of the time the sum signal will contain more information 
than the difference signal. This enables a more efficiently compressing compared to 
transmitting the two channels independently. MS stereo is a lossless encoding.  
In intensity stereo mode the upper frequency subbands are encoded into a single summed 
signal with corresponding intensity positions for the scalefactor bands encoded. In this mode 
the stereo information is contained within the intensity positions because only a single 
channel is transmitted. Unfortunately stereo inconsistencies will appear for this model since 
audio restricted to one channel will be present in both channels. The inconsistencies will not 
be conceivable by the human ear if they are kept small. Some encodings might use a 
combination of these two methods.  
2.7 Analysis Polyphase Filter bank 
A sequence of 1152 PCM samples are filtered into 32 equally spaced frequency subbands 
depending of the Nyquist frequency of the PCM signal as shown in fig.2.1. If the sample 
frequency of the PCM signal is 44.1 kHz the Nyquist frequency will be 22.05 kHz. Each 
subband will be approximately 22050/32 = 689 Hz wide. 
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                                                         Fig. 2.1 MPEG encoding process 
The lowest subband will have a range from 0- 689 Hz, the next subband 689 – 1378 Hz, etc. 
Every sample (might) contain signal components from 0 – 22.05 kHz that will be filtered into 
appropriate subband. This means that the number of samples has increased by a factor 32 
since every subband now stores a subspectra of the sample. For example, having filtered 100 
samples increases the number of samples to 3200. The 100 samples in every subband will 
then be decimated by a factor 32, hence only every thirty-second sample is retained. The 
number of samples is now reduced from 3200 back to 100. But note that there has been a data 
reduction since a sample in a subband does not include the whole frequency spectra since it 
has been filtered. Since it is not possible to construct bandpass filters with a perfectely square 
frequency response, some aliasing will be introduced by the decimation. 
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2.8 Modified discrete cosine transform (MDCT) 
 
By applying a modified discrete cosine transform to each time frame of subband samples the 
32 subbands will be split into 18 finer subbands creating a granule with a total of 576 
frequency lines. But prior to the MDCT each subband signal has to be windowed. 
Windowing is done to reduce artefacts caused by the edges of the time-limited signal 
segment. There are four different window types defined in the MPEG standard (Figure 2.2). 
Depending on the degree of stationarity the psychoacoustic model determines which window 
type to apply and forwards the information to this block. If the psychoacoustic model decides 
that the subband signal at the present time frame shows little difference from the previous 
time frame, then the long window type is applied, which will enhance the spectral resolution 
given by the MDCT. Alternatively, if the subband signal shows considerable difference from 
the previous time frame, then the short windows is applied.  
 
 
 
 
Fig. 2.2: Window types 
(a) Normal window, (b) start window, (c) short windows, (d) stop window 
 
 
This type of window consists of three short overlapped windows and will improve the time 
resolution given by the MDCT. A higher time resolution is necessary in order to control time 
artifacts, for instance pre-echoes. In order to obtain a better adaptation when windows 
transitions are required, two windows referred to as start windows and stop windows, are 
defined. A long window becomes a start window if it is immediately followed by a short 
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window. Similarly, a long window becomes a stop window if it is immediately preceded by a 
short window. The start and stop windows are skewed to account for the steeper sides of the 
adjacent short window.  
 
The aliasing introduced by the polyphase filter bank is now removed to reduce the mount of 
information that needs to be transmitted. This is achieved using a series of butterfly 
computations that add weighted, mirrored versions of adjacent subbands to each other. 
 
2.9 Psychoacoustic Model 
 
This block retrieves the input data from the FFT output. Since the samples are in the 
frequency domain they can be applied to a set of algorithms. These algorithms will model the 
human sound perception and hence they can provide information about which parts of the 
audio signals that is audible and which parts are not. This information is useful to decide 
which window types the MDCT should apply and also to provide the Nonuniform 
Quantization block with information on how to quantize the frequency lines.  
 
 
Fig.2.3: Window switching decision 
 
To know which window type to send to the MDCT block the two presently FFT spectra and 
the two previous spectra are compared. If certain differences are found a change to short 
windows requested. As soon as the differences fades away the MDCT block will be informed 
to change back to long (normal) windows (Figure 2.3).  
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The Psychoacoustic Model also analyzes the FFT spectrum to detect dominant tonal 
components and for each critical band masking thresholds are calculated. Frequency 
components below this threshold are masked out. The scalefactor bands are roughly 
equivalent to the critical bands of human hearing. The thresholds limits for each scalefactor 
band are used by the quantization block to keep the quantization noise below these limits. 
 
2.10 Summary  
This chapter mainly discussed about the main points in the MPEG audio encoding process. 
The main points like the bitrate, sampling frequency, poly phase filter bank, etc. are discussed 
briefly.  
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Chapter-3 
MPEG Decoding Process 
3.1 Introduction 
 
MPEG1 [2] Audio decoder decodes Layer I, Layer II and Layer III of MPEG1 audio 
bitstream. All MP3 files are divided into smaller fragments called frames. The below sections 
give brief introduction of three layers. The Fig.3.1 shows the frame layout of each layer.  
 
3.2 Header 
 
Fig.3.1 Frame Layout of Layers 
 
The header is 32 bits long and contains a synchronization word together with a description of 
the frame as shown in Fig.3.2. The synchronization word found in the beginning of each  
 
 
Fig.3.2 Header Structure 
frame enables MP3 receivers to lock onto the signal at any point in the stream. This makes it 
possible to broadcast any MP3 file. A receiver tuning in at any point of the broadcast just 
have to search for the synchronization word and then start playing. CRC (CRC-16) is used for 
error detection and is optional in the stream, the generator polynomial is  
G (X) = X16 + X15+ X2 + 1 
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3.3 Layer I: 
This layer codes the audio data in frames of 384(32*12) audio samples. It does by grouping 
[5] 12 samples from each of the 32 sub bands (polyphase filter divides the time domain to 
frequency domain of 32 sub bands). Each group of 12 samples gets a bit allocation and, if the 
bit allocation is not zero, a scalefactor.  
3.4 Layer II: 
This layer codes the audio data in frames of 1152(32*12*3) audio samples. It codes data in 3 
groups of 12 samples from each of 32 sub bands. Each trio of 12 samples has one bit 
allocation and up to 3 scalefactors. The scalefactor selection information (SCFSI) informs 
how to share the scalefactor information. 
3.5 Layer III 
The Modified Discrete Cosine Transform (MDCT) further sub divides the 32 sub band 
outputs in frequency to provide better spectral resolution. Aliasing caused by the poly phase 
filter output is partially cancelled by the MDCT. Layer III decoder has to undo the alias 
cancellation so that inverse MDCT can reconstruct sub band samples in their original, aliased 
form for the synthesis filter bank (frequency domain to time domain).  
Layer III specifies two different MDCT block lengths: a long block of 18 samples or a short 
block of 6. There is a 50 percent overlap between successive transform windows so the 
window size is 36 and 12, respectively. The long block length allows greater frequency 
resolution for audio signals with stationary characteristics while the short block length 
provides better time resolution for transients. The short block length is one third that of a long 
block. In the short block mode, three short blocks replace a long block so that the number of 
MDCT samples for a frame of audio samples is unchanged regardless of the block size 
selection. So the number of samples in the layer III comes as 1152 samples (32*36). 
3.6 Frame Size: 
Layer I: The distance between two consecutive syncwords is considered as frame size. 
                 Frame Size= ((12*bitrate/sampling frequency) +padding)*4 bytes. 
Padding refers to a special bit allocated in the beginning of the frame. It is used in some 
frames to exactly satisfy the bitrate requirements. The frame size is an integer. 
 
Layer II and Layer III: 
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Fig.3.3. Layer1 and 2 decoder flow chart 
Frame Size= ((144*Bitrate)/Sampling Frequency) +padding) bytes. 
 
Padding refers to a special bit allocated in the beginning of the frame. It is used in some 
frames to exactly satisfy the bitrate requirements. If the padding bit is set the frame is padded 
with 1 byte. Note that the frame size is an integer: 
 Ex: 144*128000/44100 = 417. 
 
 
3.7 Decoding Operation of Layer I and II: 
The decoding operation of Layer I and II are as shown in fig.3.3. The first action is 
synchronization of the decoder to the decoder to the incoming bitstream. Just after startup this 
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may be done by searching in the bitstream for the 12 bit syncword. The position of 
consecutive syncwords can be calculated from the information of bitrate and sample rate to 
make sure that found sync is not pseudo syncword.  
Decoding of Bit Allocation:  
The bit allocation information, for all the subbands is read from the bitstream. 
Decoding of Scalefactors:  
The scalefactors information, for all the subbands is read from the bitstream. 
Requantization of subband samples: 
The requantization [2] is calculated from the bit allocation information. The scaled value s' is 
calculated by multiplying the requantization value s'' by the scalefactor, called factor. 
 s'= factor * s". 
Synthesis subband filter:  
If a subband has no bits allocated to it, the samples in that subband are set to zero. Each time 
the subband samples for all 32 subbands of one channel have been calculated, they can be 
applied to the synthesis subband filter [2] and 32 consecutive audio samples can be 
calculated. One frame contains 12 * 32 = 384 subband samples, which result, after filtering, 
in 384 audio PCM samples. 
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3.8 Decoding Operation of Layer III 
 
Fig.3.4 Layer3 decoder flow chart 
 
 
The first action is synchronization as in the Layer I and II. The next is decoding of Side 
Information [2] which contains various parameters like main_data_begin, part2_3_length, 
etc. Decoding of main data contains decoding of scalefactors and Huffman data. The details 
of other blocks can be found in the 11172-3 standard [2].  
 
3.8 Summary 
This chapter discussed about the main steps in audio decoding process. The parts like header, 
frame size, decoding flow are discussed.  
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Chapter-4 
MP3 Hardware Description 
 
4.1 Introduction 
This chapter discusses about the hardware [] of MP3, which is yet to be released by Texas 
Instruments.  
 
 
Fig.4.1 MP3 Hardware Block Diagram 
  Fig.4.1 is a functional block diagram of the MP3 hardware audio decoder core [5]. The 
design is composed of two autonomous processing units Bit Processing Unit (BPU) and 
Arithmetic Unit (AU) working together through shared memory supported by multiple I/O 
modules. The synchronization is carried out by the BPU which acts as the master processor. 
The front decoding part is carried out by the decoder and the math operations are carried out 
by the AU.  
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4.2 Bit Processing Unit (BPU) 
The BPU is a programmable processor with hardware acceleration and instructions 
customized for audio decoding. It is a 16-bit RISC processor with register-to-register 
operations and an address generation unit operating in parallel. This unit is capable of 
performing an ALU operation, a memory I/O, and a memory address update operation in one 
system clock cycle.  
 
 
  
   
Fig.4.2 BPU architecture 
 
The unit has two pipeline stages: Instruction Fetch/Predecode, and Decode/Execution. The 
decoding is split and merged with the Instruction Fetch and Execution respectively. This 
arrangement reduces one pipeline stage and thus branching overhead. Also, the shallow pipe 
in the Fig.4.2 operation enables the processor to have a very small register file (three general 
purpose registers, a dedicated bitstream address pointer, and a control/status register) since 
memory can be accessed with only a single cycle delay.  
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4.3 Instruction Set:  
Three addressing modes: direct, indirect, and registered are supported. Selective acceleration 
is provided for field extraction and buffer management to reduce control software overhead. 
Table 4.1 is a list of the instruction set  
                  Instruction  
Mnemonics  
Functional  
Description  
Move  Register move  
And  Logical and  
Or  Logical or  
cSat  Conditional saturation  
Ash  Arithmetic shift  
LSh  Logical shift  
RoRC  Rotate right with carry  
GBF  Get bit-field  
PBF  Pack bit-field  
Add  Add  
AddC  Add with carry  
cAdd  Conditional add  
Xor  Logical exclusive or  
Sub  Subtract  
SubB  Subtract with borrow  
SubR  Subtract reversed  
Neg  2’s complement  
cNeg  Conditional 2’s complement  
Bcc  Conditional branch  
DBcc  Decrement & conditional branch 
IOrd  IO reg to memory move  
IOwr  Memory to IO reg move  
auOp  AU operation  
Sleep  Power down unit  
           
                                  Table 4.1 Instruction Set 
 
4.4 Arithmetic Unit: 
The Arithmetic unit is a programmable fixed point math processor that performs the subband 
synthesis filtering. The module receives frequency domain coefficients from the BPU by 
means of the shared AU memory. After the BPU has written a block of coefficients into the 
AU memory, it activates the AU through a coprocessor instruction. The BPU is then free to 
continue decoding the audio input data. Synchronization of the two processors is achieved 
through interrupts.  
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4.5 Data Input Port (DIP) 
As the input bitstream data is huge and cannot fit into BPU data memory, DIP port brings the 
required amount of data through DMA process into the BPU data memory as when needed by 
the BPU. DIP port can be programmed by BPU for DMAing the number of words into BPU 
data memory. as shown in Fig4.3.  
4.6 PCM port (PCM) 
 
Fig.4.3 DIP DMA operation
The generated PCM samples are to be played from BPU data memory, out to the external 
world by the PCM port by a DMA process similar to DIP. PCM can be programmed by BPU 
for DMAing the number of words from BPU data memory as shown in Fig.4.4.   
 
 
Fig.4.4 PCM DMA operation 
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4.7 Typical Operation 
After resetting the decoder the program of BPU and AU are loaded (array flow 0 in Fig.4.1) 
into BPU and AU program memory respectively.  As the input bit stream data is huge and 
cannot fit into the hardware memory and so DMA technique is used to bring required number 
of words through Data Input Port (DIP) to BPU Data memory for decoding process (array 
flow 1). BPU unpacks the variable length encoded pieces of information from the bit stream 
and writes the frequency samples/Huffman samples into shared memory (array flow 2). BPU 
gives control to AU for generation of PCM samples. AU converts the frequency domain 
coefficients to PCM data and writes into the shared memory (array flow 3) using AU data 
memory. Once the PCM samples are ready, BPU plays out to external world through PCM 
port (array flow 4).  
4.8 Summary 
This chapter mainly discusses about the hardware needed for MP3 decode. The hardware 
parts like BPU, AU, DIP DMA, PCM DMA process, etc.  
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Chapter-5 
BPU Programming 
 
5.1 Introduction 
The function of BPU is to generate the frequency samples and manage all the hardware 
resources as it acts as master in the programming environment. BPU programming is most 
vital for the decoder to function smoothly. This chapter mainly discusses about the different 
steps used in programming. 
5.2 Development Life Cycle 
The waterfall development life cycle is followed in MP3 decoder development [8]. The life 
cycle is shown in Fig.5.1.  
 
 
Fig.5.1 Development Life Cycle 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1) Requirement Analysis: Functional requirements are specified by the ISO/IEC 11172-3 
standard [2]. Performance requirements like cycles, memory, streaming, and HOST interfaces 
are specified based on target application. Implicit requirements cover aspects like 
maintainability, and code readability. The requirements stated explicitly and implicitly are 
fed as input for test case development. 
2) Architectural Design: The top level design involves designing interfaces between BPU, 
AU and IO peripherals. Also, top-level design needs to take care of real-time streaming and 
buffering. The interfaces for interaction with HOST are defined here as well. Architectural 
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design could be viewed as system or subsystem design with details to timing, streaming 
buffering) and interfacing. Major modules are defined during architectural design. 
Architectural design provides inputs for preparing test cases and procedures for testing 
interfaces. 
3) Detailed Design: This step involves the design of modules and sub-modules like parser, 
and Huffman decoder. Module interfaces are defined for integration of all modules into a 
codec. The design representations could be pseudo code, flow chart, state diagrams, etc. for 
individual modules. The design inputs are used for defining unit test cases and procedures. 
4) Assembly Coding, Unit Test: The detailed design of modules and system are translated to  
 
 
Fig.5.2 Structured program 
assembly language programs. The translated code sections are unit tested for functionality, 
interface, memory usage, cycles profiling, parameter range, and memory overwrites. Code is 
reviewed for correctness of implementation, comments, efficiency/optimization, and 
conformance to coding guidelines. The best way to develop assembly program is to 
modularize.  
Modular programs are easy to implement, test, debug, and maintain. System is subdivided 
into subsystems, which are refined further into modules based on functionality and hardware 
partitions as shown in Fig.5.2. Module A is subdivided into modules 1, 2, 3 and 4. The 
module size has to be optimal while partitioning code based on functionality, to avoid call 
overhead. Every module shall have singly entry and single exit following structured 
programming. Well commented code along with design documentation is easy to maintain. 
Coding style and indentation is critical for readability of assembly programs. 
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5) Integration: The BPU modules are integrated to form BPU subsystem. The subsystem is 
tested for correctness of bitstream decode and Huffman decode. Lossless decoding modules 
are tested for bit exactness using reference decoder. The interface conformance of BPU  
 
 
Fig.5.3 Test system set up 
subsystem is tested. BPU cycles and memory usage are benchmarked. Similarly, AU modules 
are integrated and tested. The BPU and AU systems are integrated. The integrated decoder is 
tested. Finally, the audio core program is integrated with HOST program and tested. 
6) Test: The system is tested for requirements, stability, error handling, long duration 
operation, interface and performance benchmarking. The test platform consists of ModelSim 
simulator executing audio decoder on audio core and a reference decoder running on 
workstation, shown in Fig. 5.3. The output of reference decoder and audio core are compared 
for Root Mean Square (RMS) error and ISO/IEC 11172-3 compliance [2]. 
5.3 Memory Management 
 
RAM occupies relatively larger area of the die compared to ROM. So, ROM is preferable 
over RAM [6]. Overall, the memory (ROM and RAM) has to be minimal to reduce die area. 
Assembly programming provides better control over memory and instructions. Thus, program 
and data memory footprint is optimized by hand assembly. Trade-off can be made for speed 
versus memory size for some cases. 
ROM is used for constant data and stable programs. Data is multiplexed within a word to 
achieve memory optimization. ROM is shared across modules when feasible. Data RAM is 
optimized by packing multiple variables into single memory location. For example, an array 
of 4 elements with element size of 4 bits data can be packed into a single 16 bit memory 
location. The data element is unpacked, when needed. This pack/unpack operations consumes 
extra cycles during program execution.  
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Data RAM is optimized by sharing memory locations across modules. At any point in time, 
only one module will be accessing the shared memory. This typically requires that the 
modules be at same call depth level and have mutually exclusive operation. By this method, 
statically allocated memory can be made to behave like dynamically allocated memory 
without the consequences of memory fragmentation and leak. Resource sharing mechanisms 
like semaphores from Real Time Operating System (RTOS) are not needed, since programs  
 
 
Fig.5.4 Memory sharing 
on audio core are single-threaded [12]. Care should be taken to avoid sharing memory across 
modules and interrupt service routine (ISR). 
 Program memory is optimized by the use  
of modules. MACROS, for code repetition, are used instead of function calls to optimize for 
call overhead. MACROS need to be small size modules. 
Stack: 
Audio core does not have hardware defined stack. Simplest way to create stack without 
degrading performance for single-threaded applications is to have stack memory defined per 
module. On entering a function, the registers are saved into the module stack memory. On 
exiting the module, the register contents are restored with context saved in stack memory. 
Stack memory can be used for local variables inside the module. Stack memory is shared 
across modules just like the heap memory previously discussed. The program shall maintain 
independent stack for caller and callee modules, irrespective of direct caller/callee 
relationship. 
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The Fig. 5.4 and Fig.5.5 illustrates data memory sharing and stack memory sharing across 
various modules. The depth of function call tree is three and three stack memory regions are 
used for managing stack operations. The functions A and B are at same depth (depth1) and 
so, the stack memory of A can be shared with B. The maximum stack size required by A or B 
should be used for allocating stack memory. Similarly, the sub modules of A and B share the 
same stack memory as they are at same depth (depth2). Specifically, the memory is released 
by module A to module B for usage when module A has finished accessing memory. The 
modules C and D share the same stack area as they are at same depth (depth3). 
Fig.5.5 Stack lay out 
Fig.5.6 Context save/restore content 
   
The code snippet in Fig. 5.6 shows the use of stack in module A. 
 
5.4 Cycle’s optimization 
Cycles can be optimized by usage of instruction parallelism apart from algorithm 
optimization and coding efficiency. Pipelined architecture reduces cycle time of a processor 
and hence increases instruction throughput. For instance, n-stage pipeline would take (n+k-1) 
cycles for executing k instructions. Instructions in delay slots of branch instructions are 
executed irrespective of whether branch is taken or not. The number of delay slots depends 
on the pipeline stages. For n-stage pipe line, (n-1) delay slots are available. Programs have to 
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make good use of delay slots for optimization of cycles. The below code snippet is for a two 
stage pipeline, as in BPU, which does a memory read and ALU operation in one clock cycle.  
 
 ldpar (mem (my_memory_location), r0) add (r1, r2) 
 
Table look up and pre-computed tables are used to optimize cycles consumption. Fixed-point 
arithmetic is used to perform DSP intensive operations on ALU [7]. Code partitioning 
between BPU and AU is essential to balance load while keeping BPU and AU interaction to 
minimum. BPU and AU cores can go into IDLE mode independently to save power. 
 
 
5.5 Important coding rules  
The following part lists the important rules for coding. 
(1) The memory map of variables should be in “.inc” file and should not be mixed with code.  
(2) The labels should be properly named with first few words in capital letters(about the 
product name) followed by “_” symbols describing next information and next small 
letters(explaining the branch jumps) and should end with “_j” for jump, with “_loop” for 
loops and with _f for functions. 
 
(3)The branch address of branch instruction should be properly labeled with out any 
numbers. 
                                
 
 
(4)
Every function should have one entry point and one exit point only. 
 
 
Store the exit point in the first instruction and exit by branching with the stored address. The 
hardware does not have any stack and so it is the function that should restore the caller 
context before returning back. Create stack and push the context of registers into stack and 
pop before returning to caller. 
Example: 
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Fig.5.7 Code snippet 
 
 
 
 
 
 
 
 
(5)Delay slot in the branch instruction should be properly written or should contain “nop” as 
it is executed irrespective of the whether condition true or false. 
(6)Use pipelined instructions more to optimize the code. 
 
 
 
 
 
5.6 BPU Modules 
The programming is divided into small modules as shown in Fig.5.8. The following section 
explains briefly about each module. The numbers in brackets indicate the module number. A 
input buffer size of 499 words (480 + 19(SI Maximum)) used for decoding purpose. 
 
Fig.5.8 BPU program Flow 
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 (1) Sync Search  
        Look for sync word (0xfff) in the bit stream on the byte by byte basis. If bit exceeds 
End of File (EOF) mark, come out of sync search stating EOF mark reached.   
 
    (2) DIP DMA gbf ISR   
           This function calls DMA to refill (from previous refill point to End of Buffer(EOB) if 
Sync word not found up to the EOB, a refill  is needed to bring new data from previous refill 
point to EOB of input buffer. After refill branches to the INT RET address of sync search 
function. It calls module 9.1 (EOF parsing) if sync search exceeded the EOF mark during 
sync search.  
 
    (3) Sync DMA 
              If the expected sync position! = actual frame start position (having junk between 
frames), a refill is needed from previous refill point to present frame start. 
           
 (4) Header + CRC Parse 
        Parse the Header and CRC info which follow the sync word. 
(5) Header Error 
         Validates the header with header info bits of the ISO 11172-3 standard. If any header 
error is found except emphasis (not used for any computation of decoding process) returned 
back with error code and bit wrapped to present frame start + 8 bits.  
 
(6)  Main_data_begin_extraction 
         Extract main data begin location (9 bits) from the bit stream which is used for buffering. 
(7) Mdb look back DMA  
              This function first finds the main data begin for non zero main data begin location 
with the help of main data bit look back. If present main data begin falls in previous main 
data or first few frames main data pointing to future data returns back with error code. 
After finding the correct main data begin, the number of words from previous buffer refill 
point to present main data begin (for non zero main data begin)/frame start (for zero main 
data) are DMAed into buffer. 
        (7.1) MD bit look back 
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                Helps to find the main data begin for non-zero main data skipping the H+SI info 
bits, using the H_SI_skip (if present) 
                  (7.1.1)H_SI skip 
                     Skip the H_SI bits during the main data bit look back function 
         
(8) SI Parse  
            Parse the Side Info from main data begin extraction point. 
 
(9) Look Ahead Sync 
         Look Ahead Sync looks for successive sync in the bit stream for decoding the 
remaining frame, found returns back. If missing returned back with error code or if last frame 
decode and frame is fully in buffer returns with last frame decode otherwise returns to EOF 
parsing.   
         (9.1)Song Completion 
           This function is called by Look Ahead Sync when last frame is not fully in the buffer 
indicating the EOF parsing by the BPU or by the DIP DMA in gbf ISR when bit exceeds the 
EOF mark during sync search or by the last frame decode completion by BPU.  
 
(10) Buffer Error handling 
        This is used handle when look ahead sync not found (bit moved to frame start + 8 bits) 
or the wrong main data begin, like first few frames pointing to future data or present main 
data begin falling in previous main data (bit moved to next Sync position), muting the PCM 
buffer. If the error is in last frame decode returns to EOF parsing. 
  (11) Buffer Management 
            This module is used for main data parsing.  
(12) CRC and scfsi check 
              This is used to validate the CRC and scfsi of frame. If the parsed CRC and hardware 
CRC do not match only the error code is updated, as CRC is optional in the stream and 
cannot be used for error detection, scfsi is forced to zero for a frame if any of the granules 
have non zero scfsi for block_type=2. 
(13) Main data parsing  
             This function parses main data of 2 granules and 1/2 channels of a frame. 
           (13.1)Scale factor parsing (Part2 length) 
                   The scalefactors (long/short/mixed) are parsed.   
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            (13.2)Huffman Parsing (part3 length) 
                    If part2 length > part2_3 length for grX/chY, the sample memory is made zero 
with out any further decode of frame. If no error the Huffman parsing is done.  
                  (13.2.1) Removing Stuff Bits 
                         If stuff bits are present for grX/ChY these are removed using this module with 
1 bit advancement each time.  
(14) MD Completion 
           After frame is decoded then bit is moved for next frame decode returning back to the 
main () position in the diagram. If the last frame decoding is done it is returned to EOF 
parsing. 
(15) Header Side Info  
           This is the top level module for decoding the frame up to main data begins of a frame. 
If any Header / Buffer errors are encountered, branches to the sync search module. 
 
   
(16) Master Reset Handler 
             This module is used to initialize the flags and variables that are used for decoding 
process. The first refill of 499 words is DMAed into the buffer.  
(17) DIP DMA  
            The BPU is forced to sleep for every one word DMA, after wake up if DMA is not yet 
finished, it goes to sleep. It also gives the EOF mark position if the file size words are 
completely DMAed.  
5.7 DIP, BPU, AU, PCM, CIP Operation 
BPU after finding the sync word of a frame in the buffer parses the Header, CRC and main 
data begin of frame. BPU initiates the DMA for refill from previous refill point up to the 
main data begin of a frame. The main data begin position gives how many number of words 
can be refilled into the buffer from previous refill point. Once the new data is DMAed into 
the buffer, BPU looks for a next sync word in the buffer to ensure that the sync word found is 
not pseudo sync. After successive sync search logic is established, BPU parses the remaining 
SI. The main data parsing which includes scalefactors and Huffman samples is handled 
through the hardware input buffer breakpoint by a mechanism called “buffering” without any 
additional main data buffer. For buffering Maximum frame span is calculated with the below 
formula.  
Maximum Frame Span=Maximum input Buffer Size/ Minimum Frame size=480/48=10. 
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A Maximum frame span of 10 indicates that present frame can have its main data in previous 
9 frames and also in its frame. 
The parsed scalefactors and Huffman data along with some parameters of SI together called 
as Control data is copied into the shared memory between BPU-AU for granule0. After this 
copy BPU gives control to AU. AU which is designed for math operations takes the 
frequency samples and generates the 16 bit PCM samples into the shared memory and signals 
the BPU after the copy. BPU copies these data into PCM buffer. BPU again generates control 
data for granule 1 and the above procedure continues for granule1 also.  
After a frame is fully decoded the bit is moved to next sync position, obtained from the look 
ahead module. The decoding procedure continues in similar fashion as explained above for 
next frame. 
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Fig.5.9 Sequence Flow Diagram 
The CIP, DIP, BPU, AU and PCM sequence is shown in Fig.5.9. In figure R0, R1 correspond 
to right channel of granule 0 and granule 1 respectively. Similarly L0 and L1 correspond to 
the left channel of granule 0 and granule 1 respectively. 
 
5.8 Summary 
The chapter discussed about the BPU programming. The main points like the development 
life cycle, memory optimization, cycles optimization, module flow and sequence flow are 
discussed. 
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Chapter-6 
Test and Results 
6.1 Introduction 
This chapter discusses about the test platform used for testing the assembly coding, 
maintaining the code with Revision Control System (RCS), Model Sim description and about 
the test results.  
The test platform was created as shown in the Fig.6.1.  The code was maintained through 
RCS [10]. The assembly code tested on the “Model Sim”. The breakpoints were inserted in 
the respective modules and the parsed data of Header, SI, Huffman and scalefactors were 
dumped into files. A reference C code was run on the UNIX host and similar data was 
dumped  into files as of with “model sim”. The files taken from both the model sim and the 
Reference C code were validated with file comparison software [11]. If any mismatch of files 
the respective module assembly code was corrected and tested again. This process was 
carried on a frame to frame basis for 40 frames for many streams. 
 
Fig.6.1 Test platform of model Sim 
 
6.2 Revision Control System (RCS) 
The Revision Control System (RCS) was designed by Walter Tichy of the Department of 
Computer Science at Purdue University. RCS is a software tool for UNIX systems which lets 
people working on the system control "multiple revisions of text ... that is revised frequently, 
such as programs or documentation." It can be applied to development situations of all sorts, 
including the creation of documents, drawings, forms, articles, and of course, source code. 
In a typical software development environment, many developers will be engaged in work on 
one code base. If everyone was to be allowed to edit and modify any development item 
whenever they felt like it, it should be obvious that chaos would tend to result while little 
productive work got done. Instead of suffering under such an environment, most developers 
prefer to implement version control tools. 
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Version control tools allow an individual developer to maintain control over an item such as a 
source file while they implement and test changes to it. During this period, while the file is 
"checked out", no one else is allowed to modify it. When the developer is satisfied that the 
changes have been implemented successfully and that they broke nothing in the meantime, 
the file may be "checked in" to the baseline database for use by everyone.  
 
Create an RCS subdirectory with the following command: 
$ mkdir RCS
Checking-in a File 
To check-in our file to RCS, you would issue the command: 
$ ci our_file.txt
RCS will respond with: 
RCS/our_file.txt,v  <--  our_file.txt 
enter description, terminated with single '.' or end of file: 
NOTE: This is NOT the log message! 
>>  
RCS displays where the working file is and where the RCS file is. In this example, the 
location of the RCS file is in the RCS subdirectory with the name of the working file with a 
comma and the letter v (,v) appended to the filename. A ,v is the default extension to RCS 
files. This behavior can be modified so that RCS looks for a different extension for RCS files 
(see section on extension option). 
If there hadn't been an RCS subdirectory, then the RCS file would be placed in the same 
directory as the working file. The RCS file would still have a ,v appended to the name. 
RCS then gives directions on how to submit a file description (see section on file 
description). After these directions an interactive prompt awaits the input for the description. 
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6.3 Model Sim Description:  
Model sim simulator is used for testing the assembly code. The simulator behaves similar to 
the hardware. The simulator provides better view of the hardware functionality, compared to 
the actual hardware. 
The Model Sim, screen shot for running the decoder is as shown in Fig.6.2. It contains three 
windows namely Model Sim command window (ModelSim), Assembly Window (ASM), 
Signals Window (signals).  
6.4 Model sim Command window:   
This is the main window to start running the decoder. The decoder can be run for desired 
number of cycles; breakpoints can be inserted in any line of code for debugging operations. 
The most frequently used commands are  
 
 
Fig.6.2 Model Sim screen shot 
 
 
 
 
 
 
 
 
 
 
 
run –all                         (to run all instructions) 
bk   line number            (to put breakpoint on particular line number in the code) 
nobk *                           (remove all breakpoints) 
s                                    (step one instruction at a time) 
 
6.5 Assembly Window 
The assembly window (ASM) shows the instructions that are executed by the decoder, 
including the present instruction being executed. The assembly window is viewed for making 
whether program is behaving as required. If any instruction programmed wrongly can be 
found easily and there by can corrected.  
6.6 Signal window 
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The signal window shows the contents of memory (RAM and ROM). This window can be 
used to view the parsed values. This window, along with assembly window is used for 
debugging operation by inserting the breakpoints in the command window. 
 
6.7 Memory and Cycles Usage of each layer 
The different layers memory consumption and cycles are shown in tables. 
Layer I:  This layer uses least memory and least cycles for decoding operation because of less 
complexity in the decoder. The layer I results are shown in Table 6.1 
 Table 6.1 Layer I Test Result 
 
 
 
 
  
 
 
 
 Table 6.2 Layer II Test Results 
 
 
 
 
 
 
 
 
 
Layer II:  This layer uses next more memory and cycles for decoding operation as compared 
with Layer 1, because of more complexity in the decoder. The table 6.2 shows the results of 
Layer II. 
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Layer III: 
 
Fig.6.3. Memory usage 
This layer takes most of memory and cycles as the decoder complexity is highest of all 
layers. The memory usage of Data RAM is 3189 words and is as shown in fig6.1. The 
memory consumption of program and ROM is shown in Table 6.3.  
 
Table 6.3 BPU Memory usage  
 
 
 
 
The comparison of cycles of each layer per frame is shown in table 6.4. Layer III takes 
maximum number of cycles per frame because of decoder complexity. 
 
Table 6.4  
BPU Cycles consumption of each layer per frame 
 
Layer Cycles 
Layer III 143907 
Layer II 69780 
Layer I 39202           
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6.8 PCM sample Verification 
The PCM samples generated from the Model sim are viewed through the Goldwave [9] 
software for correctness of the waveform. The PCM samples of sin1k0db.mp3 are shown in 
Fig6.4. The second wave in the window is the generated PCM waveform of the simulator. 
The wave shown is of 1khz signal generated by the simulator. 
 
 
Fig.6.4 Generated waveform 
6.9 Summary 
The chapter discussed about the test platform, memory usage of each layer. The PCM 
samples are viewed through gold wave software. 
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Chapter-7 
Conclusion 
7.1 Introduction 
This chapter discusses about the work done in this thesis. The chapter also discusses about 
the limitations of the work and scope of future work. 
7.2 Limitations of work  
The present model was tested in simulator, which takes about one hour for one frame and so 
takes about 1 week for testing one full stream. If FPGA model for the present simulator is 
available the decoder can be tested for more streams. Many error streams can be tested on the 
FPGA for more compliance.  
7.3 Future Scope of work  
As discussed in section 7.2, the FPGA model for the simulator would be ideal for testing 
many cases for decoder compliance with the reference decoder. The performance can also be 
better evaluated with the FPGA model.  
7.4 Conclusion  
The main goal of decoding MPEG1 Layer I, Layer II and Layer III bit stream is achieved 
with lower cycles and memory compared to other MP3 decoders. 
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Abstract—Audio playback requires long battery life in 
handheld applications like portable audio players. To achieve 
low-power and die area, number of gates need to be reduced. 
Audio coprocessor can help in achieving low power and die area. 
The audio coprocessor/accelerator needs to be programmable to 
address multiple codec standards (new and existing), numerous 
pre- and post-processing algorithms. This paper describes 
programming of audio coprocessor for MP3 decoder 
functionality. 
 
Index Terms— Audio processor, MP3 decoder, assembly 
programming, low-power audio engine. 
I. INTRODUCTION 
Embedded programs are developed using high level 
languages like C to leverage code maintainability, portability, 
and readability. Program development time is lower for C 
programs compared to assembly programming because of 
availability of development tools like cross-compiler, linker, 
and source level debugger. 
Embedded programs often use assembly programming for 
optimizing cycles, and memory. In addition, assembly 
programming is useful to have better control over hardware in 
case of device drivers. In this paper, we shall explore use of 
assembly programming for developing audio codecs in Audio 
processor. 
II. HARDWARE OVERVIEW 
Functional block diagram of the audio core is shown in 
Fig.1. The audio core is composed of two autonomous 
processing units namely Bit Processing Unit (BPU) and 
Arithmetic Unit (AU) and I/O peripherals. BPU and AU 
interface through shared memory. BPU is essentially a control 
processor with special instructions and hardware for bitstream 
parsing [1]. AU is a programmable fixed-point computation 
engine for performing DSP operations like Discrete Cosine 
Transform (DCT) and filters. Core and I/O peripheral 
synchronization are carried out by the BPU (master). The 
audio core can be used as a coprocessor for audio codecs and 
effects like equalizer. The programmable hardware resources 
are memory (RAM and ROM), DMA, IO ports, and Interrupts. 
The audio core is a slave requiring a master (HOST) for 
initialization. The master could be a general purpose processor 
like ARM. While holding the audio core in reset (halting 
 
 
processor execution), HOST loads programs of BPU and/or 
AU (flow 0 in Fig.1). BPU can load programs onto AU. For 
reducing program memory size, memory overlay can be used 
[4]. That is, only the program that is needed is loaded onto the 
audio core memory. The program/data memory is loaded 
dynamically based on need. Though dynamically loaded, the 
dynamic loading is per stream decode/encode. Specifically, 
program/data is not dynamically loaded for each frame in the 
stream. 
Consider Fig.1 with respect to MP3 decoder. HOST shall 
fetch the streams for decode onto external memory (SDRAM) 
from hard-disk or flash memory. HOST would inform the data 
start, and size parameters to audio core via Control Input Port 
(CIP). BPU can program Data Input Port (DIP) DMA to fetch 
the streams onto internal memory of audio core (flow 1 in Fig. 
1). BPU unpacks the bitstream and decodes variable length 
(Huffman decode) encoded information. BPU writes the 
control information extracted from bitstream and Huffman 
decoded frequency samples into shared memory (flow 2 in Fig. 
1). BPU gives control to AU for generation of PCM samples 
from frequency samples. AU performs de-quantization, joint-
stereo, anti-alias butterfly, Inverse Modified Discrete Cosine 
Transform (IMDCT), overlap-add, frequency inversion and 
synthesis [3]. The synthesized PCM samples are written into 
shared memory (flow 3 in Fig. 1). Once the PCM samples are 
available in shared memory, AU gives control to BPU for 
streaming the samples to DAC via PCM port (flow 4 in Fig. 
1). 
Audio Coprocessor Programming 
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FIG. 1. Audio Processor Block Diagram 
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III. FIRMWARE DEVELOPMENT  
A. Development Life Cycle 
The waterfall development life cycle is followed in MP3 
decoder development [7]. The life cycle is shown in Fig. 2.  
1) Requirement Analysis: Functional requirements are 
specified by the ISO/IEC 11172-3 standard [7]. Performance 
requirements like cycles, memory, streaming, and HOST 
interfaces are specified based on target application. Implicit 
requirements cover aspects like maintainability, and code 
readability. The requirements stated explicitly and implicitly 
are fed as input for test case development. 
2) Architectural Design: The top level design involves 
designing interfaces between BPU, AU and IO peripherals. 
Also, top-level design needs to take care of real-time streaming 
and buffering. The interfaces for interaction with HOST are 
defined here as well. Architectural design could be viewed as 
system or subsystem design with details to timing, streaming 
(buffering) and interfacing. Major modules are defined during 
architectural design. Architectural design provides inputs for 
preparing test cases and procedures for testing interfaces. 
3) Detailed Design: This step involves the design of 
modules and sub-modules like parser, and Huffman decoder. 
Module interfaces are defined for integration of all modules 
into a codec. The design representations could be pseudo-
code, flow chart, state diagrams, etc. for individual modules. 
The design inputs are used for defining unit test cases and 
procedures. 
4) Assembly Coding, Unit Test: The detailed design of 
modules and system are translated to assembly language 
programs. The translated code sections are unit tested for 
functionality, interface, memory usage, cycles profiling, 
parameter range, and memory overwrites. Code is reviewed for 
correctness of implementation, comments, 
efficiency/optimization, and conformance to coding 
guidelines. 
The best way to develop assembly program is to 
modularize. Modular programs are easy to implement, test, 
debug, and maintain. System is subdivided into subsystems, 
which are refined further into modules based on functionality 
and hardware partitions as shown in Fig 3. Module A is sub-
divided into modules 1, 2, 3 and 4. The module size has to be 
optimal while partitioning code based on functionality, to 
avoid call overhead. Every module shall have singly entry and 
single exit following structured programming. 
Well commented code along with design documentation is 
easy to maintain. Coding style and indentation is critical for 
readability of assembly programs. 
5) Integration: The BPU modules are integrated to form 
BPU subsystem. The subsystem is tested for correctness of 
bitstream decode and Huffman decode. Lossless decoding 
modules are tested for bit exactness using reference decoder. 
The interface conformance of BPU subsystem is tested. BPU 
cycles and memory usage are benchmarked. Similarly, AU 
modules are integrated and tested. The BPU and AU systems 
are integrated. The integrated decoder is tested. Finally, the 
audio core program is integrated with HOST program and 
tested. 
6) Test: The system is tested for requirements, stability, 
error handling, long duration operation, interface and 
performance benchmarking. The test platform consists of 
ModelSim simulator executing audio decoder on audio core 
and a reference decoder running on workstation, shown in Fig. 
4. The output of reference decoder and audio core are 
compared for Root Mean Square (RMS) error and ISO/IEC 
11172-3 compliance [9]. 
B.  Memory management 
RAM occupies relatively larger area of the die compared to 
ROM. So, ROM is preferable over RAM [4]. Overall, the 
memory (ROM and RAM) has to be minimal to reduce die 
area. Assembly programming provides better control over 
memory and instructions. Thus, program and data memory 
footprint is optimized by hand assembly. Trade-off can be 
made for speed versus memory size for some cases. 
Fig.2: Development Life Cycle 
  
Fig. 3: Structured program 
Fig. 4. Test system setup 
> GRN_FJA_SLI_19APR2007 < 
 
3 
ROM is used for constant data and stable programs. Data is 
multiplexed within a word to achieve memory optimization. 
ROM is shared across modules when feasible. 
Data RAM is optimized by packing multiple variables into 
single memory location. For example, an array of 4 elements 
with element size of 4 bits data can be packed into a single 16 
bit memory location. The data element is unpacked, when 
needed. This pack/unpack operations consumes extra cycles 
during program execution. 
Data RAM is optimized by sharing memory locations across 
modules. At any point in time, only one module will be 
accessing the shared memory. This typically requires that the 
modules be at same call depth level and have mutually 
exclusive operation. By this method, statically allocated 
memory can be made to behave like dynamically allocated 
memory without the consequences of memory fragmentation 
and leak. Resource sharing mechanisms like semaphores from 
Real Time Operating System (RTOS) are not needed, since 
programs on audio core are single-threaded [8]. Care should 
be taken to avoid sharing memory across modules and 
interrupt service routine (ISR). 
Program memory is optimized by the use of modules. 
MACROS, for code repetition, are used instead of function 
calls to optimize for call overhead. MACROS need to be small 
size modules. 
Stack: Audio core does not have hardware defined stack. 
Simplest way to create stack without degrading performance 
for single-threaded applications is to have stack memory 
defined per module. On entering a function, the registers are 
saved into the module stack memory. On exiting the module, 
the register contents are restored with context saved in stack 
memory. Stack memory can be used for local variables inside 
the module. Stack memory is shared across modules just like 
the heap memory previously discussed. The program shall 
maintain independent stack for caller and callee modules, 
irrespective of direct caller/callee relationship.  
The Fig. 5 illustrates data memory sharing and stack 
memory sharing across various modules. The depth of function 
call tree is three and three stack memory regions are used for 
managing stack operations. The functions A and B are at same 
depth (depth1) and so, the stack memory of A can be shared 
with B. The maximum stack size required by A or B should be 
used for allocating stack memory. Similarly, the sub modules 
of A and B share the same stack memory as they are at same 
depth (depth2). Specifically, the memory is released by 
module A to module B for usage when module A has finished 
accessing memory. The modules C and D share the same stack 
area as they are at same depth (depth3). 
The code snippet in Fig. 6 shows the use of stack in module 
A. 
C. Interrupt handling 
Interrupts are used to reduce the overhead of software 
polling. On completion of an activity by hardware resources 
like DMA transfer completion, interrupt request (IRQ) is 
registered. The interrupt service routine (ISR) associated with 
the IRQ is invoked by the BPU. Keep the ISR execution time 
minimal by clearing interrupt and storing the event in-order to 
meet real-time constraints. The event can be checked in 
program. Avoid using loops and polling in the ISR. In case of 
PCM output (I2S DMA) interrupt, the output buffer for 
streaming is loaded onto DMA in the ISR [2]. 
Consider the case of byte aligned sync search operation in 
MP3 decoder. When sync word is not found till the buffer end, 
an interrupt is triggered. In the ISR, the buffer has to have new 
data to resume the sync search operation, as entire data in the 
buffer is parsed or consumed by sync search operation. Since 
the hardware does not allow nested interrupts and 
unavailability of RTOS, triggering the DMA source for refill 
and checking for DMA completion is not possible. In order to 
handle this case, unconventional branch (extension module) is 
used, instead of normal return from ISR. Before taking the 
branch to ISR extension module, context of sync search 
routine and ISR return address are saved in reserved memory 
(not shared with other modules) and DMA transfer is initiated 
to refill the buffer. After the refill is over, ISR is invoked and 
ISR sets an event for the extension module and returns 
normally. The extension module comes out of the event 
Fig. 5. Memory sharing and stack layout 
Fig. 6. Context save/restore assembly code 
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polling and restores the sync search context from reserved 
memory and returns back to the interrupt return address of 
sync search operation. 
D. Cycles optimization 
Cycles can be optimized by usage of instruction parallelism 
apart from algorithm optimization and coding efficiency. 
Pipelined architecture reduces cycle time of a processor and 
hence increases instruction throughput. For instance, n-stage 
pipeline would take (n+k-1) cycles for executing k-
instructions. Instructions in delay slots of branch instructions 
are executed irrespective of whether branch is taken or not. 
The number of delay slots depends on the pipeline stages. For 
n-stage pipe line, (n-1) delay slots are available. Programs 
have to make good use of delay slots for optimization of 
cycles. 
The below code snippet is for a two stage pipeline, as in 
BPU, which does a memory read and ALU operation in one 
clock cycle. 
ldpar    (mem (my_memory_location), r0)         add   (r1, r2) 
Table look up and pre-computed tables are used to optimize 
cycles consumption. Fixed-point arithmetic is used to perform 
DSP intensive operations on ALU [6]. 
Code partitioning between BPU and AU is essential to 
balance load while keeping BPU and AU interaction to 
minimum [5]. BPU and AU cores can go into IDLE mode 
independently to save power. 
IV. SUMMARY 
MPEG1 Layer 3 decoder is implemented on Audio core and 
verified on ModelSim platform for ISO/IEC-11172-3 
compliance. By use of assembly language programming with 
limited hardware resources, the audio core meets low power, 
small die area and low cost requirements without trading off 
audio quality and flexibility of programming. 
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